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Figure SI 1. TFT fabrication steps. 1) PS spreading by soft palette on substrate under UV irradiation; 2) RT excimer laser crystallization; 3) poly-Si island photolithographic definition and dry etching; 4) 60 nm SiO 2 PE-CVD deposition for gate dielectric; 5) 900 nm Al gate electrode deposition and dry etching; 6) boron (for p-channel) and phosphorus (for n-channel) ion 2 implantation; 7) RT excimer laser dopants electrical activation; 8) 800 nm SiO 2 PE-CVD deposition and contacts opening by oxide dry and wet etching; 9) Al deposition for contact pads. According to Sameshima et al.
13
, the threshold voltage V T is defined as V g at T = T MAX . ΔV is defined as T MAX (∂T/∂V g |Vg=VT) -1 . Moreover, the areal density of defects states N, which are occupied when V g = V T , is equal to C/e • (V T -ΔV/8), where C and e are respectively the gate oxide capacitance per unit area and the elementary charge.
In this work, the lower bound of the density of defects states have been assumed equal to N, while their position within the band-gap have been guessed from the simulations of Sameshima et al. 
